




## Device Selection and Library Creation

FPGA designers and librarians can import pin assignment information directly from FPGA design suites like Altera Quartus II, Xilinx ISE/Vivado, Microsemi Libero, Lattice ispLEVER/Diamond and Aldec Active-HDL, or use BSDL, VHDL/Verilog, or CSV files. GPM also offers an extensive library of FPGA vendor device kits for Altera, Xilinx, Microsemi and Lattice, providing additional key attributes for I/Os such as differential pairs, pin type, I/O bank and power/ground assignments. Zuken offers up-to-date downloads of design kits from our website to access the latest devices from FPGA vendors.

Once the part information is loaded into GPM, users can access easy-to-use wizards to automatically generate split symbols for immediate use in logical circuit design. GPM is also integrated with Component Manager, so users can access the library to associate required physical footprints, and export symbols and other part information directly to the library for fast part creation. Once the pin assignment is defined in GPM, the pin constraints file can be exported to the FPGA design tools.



Automatic creation and splitting of symbols and library integration eases part creation

## Project Management


To enable a co-design process for managing the design of FPGAs, ASICs and other high-pin count devices, GPM provides a complete project management system for these devices on the PCB. GPM allows users to load and view the logical and physical design for the PCB, along with the device instance in the project and the library. This allows users to control and communicate changes directly to all stages of the product design process.

## I/O Optimization and Pin Swapping

As the initial FPGA is being simulated and synthesized, engineers can load the logical and physical circuit design within GPM. Engineers can review the current pin assignment and each of the constraints and rules associated to each I/O, and use the extensive set of utilities to visualize the FPGA on the PCB. The FPGA can be viewed with colored I/O banks,

or as the sub-element model defined when splitting the component. This simplifies analysis of how the FPGA is structured and how the interconnect relates to other components on the board.

GPM also provides a ratsnest view of the board, showing the connection between pins or from partially routed signals. For rules-driven optimization of the I/Os, the user can interactively conduct pin swaps with visual indicators highlighting the candidates allowed for swapping with the selected net. Users can also use the automatic pin assignment optimization feature that will untangle the ratsnest for the selected FPGA component instances.



Automatic I/O optimization improves PCB routability and reduces cost

## Design Synchronization

Once the pin assignment is fixed, users can instantly compare the results of the interactive or automatic pin swaps on the design. The net comparison report allows the user to select between the device instance at the library, schematic and PCB level, and export the result into a text file. This allows simplified visualization and traceability of the changes conducted on the design, and accurately communicates those results.

To synchronize each part of the design process with the updated pin assignment, GPM can export the results directly to the logical and physical circuit data, and to the library. It can also generate a vendor-specific pin report file that can be loaded into the FPGA design tools. This saves time and eliminates the error-prone process of manually communicating changes. Users can also export the pin assignment changes in HDL or CSV format.

Reference	Part Name	Results	Net Name
IC3	vtop	Different	

Pin Number	Pin Name	Label For User Pin	Net Name	Net Name In Pin-Out...	Net Name In PCB Layout Data
A1	A1		GND	GND	GND
A2	A2		VCC	VCC	VCC
A3	A3	BZ_ADD4	BZ_ADD3	BZ_ADD8	BZ_ADD8
A4	A4	BZ_ADD3	BZ_ADD3	BZ_ADD6	BZ_ADD6
A5	A5	BZ_ADD2	BZ_ADD2	BZ_ADD4	BZ_ADD4
A6	A6	BZ_ADD1	BZ_ADD1	BZ_ADD2	BZ_ADD2
A7	A7	BZ_ADD0	BZ_ADD0	BZ_ADD0	BZ_ADD0
A8	A8	BZ_WE		BZ_WE	BZ_WE
A9	A9	BZ_MCLK		BZ_MCLK	BZ_MCLK
A10	A10	BZ_RAS		BZ_RAS	BZ_RAS
A11	A11		S3GH001284		S3GH001284
A12	A12	BZ_MCLK		BZ_MCLK	BZ_MCLK
A13	A13	BZ_DATA9	BZ_DATA9	BZ_DATA0	BZ_DATA0
A14	A14	BZ_DATA7	BZ_DATA7	BZ_DATA2	BZ_DATA2
A15	A15	BZ_DATA6	BZ_DATA6	BZ_DATA4	BZ_DATA4
A16	A16	BZ_DATA12	BZ_DATA12	BZ_DATA6	BZ_DATA6
A17	A17	BZ_DATA13	BZ_DATA13	BZ_DATA8	BZ_DATA8
A18	A18	BZ_DATA3	BZ_DATA3	BZ_DATA10	BZ_DATA10
A19	A19	BZ_DATA2	BZ_DATA2	BZ_DATA12	BZ_DATA12
A20	A20	BZ_DATA0	BZ_DATA0	BZ_DATA14	BZ_DATA14
A21	A21		VCC		VCC
A22	A22		GND		GND
AA1	AA1		S3GH00257		S3GH00257
AA2	AA2		GND		GND

Generate pin swap reports to compare document changes during FPGA and PCB design